eyhc
/
Regfile
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Regfile design from the 5-stage CPU
2 Commits 1 Branch 0 Tags 35 KiB
SystemVerilog 97.6%
Makefile 1.8%
Stata 0.6%
Go to file
Eric Yu f1a9cae544 init 2024-07-07 20:58:45 -07:00
documents Initial commit 2024-07-07 17:21:27 +00:00
src init 2024-07-07 20:58:45 -07:00
tools init 2024-07-07 20:58:45 -07:00
.gitignore init 2024-07-07 20:58:45 -07:00
Makefile init 2024-07-07 20:58:45 -07:00
README.md init 2024-07-07 20:58:45 -07:00

README.md

CPU Regfiles

The 31x64-bit register file with a read and write port used on the Arm-compliant CPU.