PulseChannelUnVerified/tools/xilinx/qlaser_timing.xdc

4 lines
127 B
Plaintext
Raw Normal View History

2023-12-23 10:54:34 +00:00
## 125MHz Clock from Ethernet PHY
create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports p_clk]