From 936803b85e77e9921a877e872fc6fa372de3e46a Mon Sep 17 00:00:00 2001
From: Eric Yu <yuhc218@gmail.com>
Date: Thu, 18 Jan 2024 21:52:09 +0000
Subject: [PATCH] Update README.md

---
 README.md | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/README.md b/README.md
index 921f2dc..3d23cef 100644
--- a/README.md
+++ b/README.md
@@ -1,5 +1,8 @@
 # Simple ARM Pipelined CPU
-![ow](documents/469.jpg)
+<p align="center">
+  <img src="documents/469.jpg" width="600" />
+</p>
+
 ## Introduction
 A simple 64-bit ARM CPU with Pipelining. The pipelined CPU will have 1 delay slot after each load and branch instruction. The CPU instructions to be implemented are listed below. The data memory and instruction memory modules are provided in the files “datamem.sv” and “instructmem.sv” respectively. To simulate the CPU, head over to "tools/sim" irectory.  Change the program loaded by editing the filename specified in “instructmem.sv”